Resguardo inicial

This commit is contained in:
lastdragon
2026-09-06 12:53:21 -06:00
parent 662efe3c2a
commit ad2088d178
94853 changed files with 43200404 additions and 0 deletions
+302
View File
@@ -0,0 +1,302 @@
/* SPDX-License-Identifier: GPL-2.0 */
/*
* Type definitions for the Microsoft Hypervisor.
*/
#ifndef _HV_HVGDK_H
#define _HV_HVGDK_H
#include "hvgdk_mini.h"
#include "hvgdk_ext.h"
/*
* The guest OS needs to register the guest ID with the hypervisor.
* The guest ID is a 64-bit entity and the structure of this ID is
* specified in the Hyper-V TLFS specification.
*
* Bit(s)
* 63 - Indicates if the OS is Open Source or not; 1 is Open Source
* 62:56 - OS Type; Linux is 0x1
* 55:48 - Distro specific identification
* 47:16 - Linux kernel version number
* 15:0 - Distro specific identification
*/
#define HV_LINUX_VENDOR_ID 0x8100
/* HV_VMX_ENLIGHTENED_VMCS */
struct hv_enlightened_vmcs {
u32 revision_id;
u32 abort;
u16 host_es_selector;
u16 host_cs_selector;
u16 host_ss_selector;
u16 host_ds_selector;
u16 host_fs_selector;
u16 host_gs_selector;
u16 host_tr_selector;
u16 padding16_1;
u64 host_ia32_pat;
u64 host_ia32_efer;
u64 host_cr0;
u64 host_cr3;
u64 host_cr4;
u64 host_ia32_sysenter_esp;
u64 host_ia32_sysenter_eip;
u64 host_rip;
u32 host_ia32_sysenter_cs;
u32 pin_based_vm_exec_control;
u32 vm_exit_controls;
u32 secondary_vm_exec_control;
u64 io_bitmap_a;
u64 io_bitmap_b;
u64 msr_bitmap;
u16 guest_es_selector;
u16 guest_cs_selector;
u16 guest_ss_selector;
u16 guest_ds_selector;
u16 guest_fs_selector;
u16 guest_gs_selector;
u16 guest_ldtr_selector;
u16 guest_tr_selector;
u32 guest_es_limit;
u32 guest_cs_limit;
u32 guest_ss_limit;
u32 guest_ds_limit;
u32 guest_fs_limit;
u32 guest_gs_limit;
u32 guest_ldtr_limit;
u32 guest_tr_limit;
u32 guest_gdtr_limit;
u32 guest_idtr_limit;
u32 guest_es_ar_bytes;
u32 guest_cs_ar_bytes;
u32 guest_ss_ar_bytes;
u32 guest_ds_ar_bytes;
u32 guest_fs_ar_bytes;
u32 guest_gs_ar_bytes;
u32 guest_ldtr_ar_bytes;
u32 guest_tr_ar_bytes;
u64 guest_es_base;
u64 guest_cs_base;
u64 guest_ss_base;
u64 guest_ds_base;
u64 guest_fs_base;
u64 guest_gs_base;
u64 guest_ldtr_base;
u64 guest_tr_base;
u64 guest_gdtr_base;
u64 guest_idtr_base;
u64 padding64_1[3];
u64 vm_exit_msr_store_addr;
u64 vm_exit_msr_load_addr;
u64 vm_entry_msr_load_addr;
u64 cr3_target_value0;
u64 cr3_target_value1;
u64 cr3_target_value2;
u64 cr3_target_value3;
u32 page_fault_error_code_mask;
u32 page_fault_error_code_match;
u32 cr3_target_count;
u32 vm_exit_msr_store_count;
u32 vm_exit_msr_load_count;
u32 vm_entry_msr_load_count;
u64 tsc_offset;
u64 virtual_apic_page_addr;
u64 vmcs_link_pointer;
u64 guest_ia32_debugctl;
u64 guest_ia32_pat;
u64 guest_ia32_efer;
u64 guest_pdptr0;
u64 guest_pdptr1;
u64 guest_pdptr2;
u64 guest_pdptr3;
u64 guest_pending_dbg_exceptions;
u64 guest_sysenter_esp;
u64 guest_sysenter_eip;
u32 guest_activity_state;
u32 guest_sysenter_cs;
u64 cr0_guest_host_mask;
u64 cr4_guest_host_mask;
u64 cr0_read_shadow;
u64 cr4_read_shadow;
u64 guest_cr0;
u64 guest_cr3;
u64 guest_cr4;
u64 guest_dr7;
u64 host_fs_base;
u64 host_gs_base;
u64 host_tr_base;
u64 host_gdtr_base;
u64 host_idtr_base;
u64 host_rsp;
u64 ept_pointer;
u16 virtual_processor_id;
u16 padding16_2[3];
u64 padding64_2[5];
u64 guest_physical_address;
u32 vm_instruction_error;
u32 vm_exit_reason;
u32 vm_exit_intr_info;
u32 vm_exit_intr_error_code;
u32 idt_vectoring_info_field;
u32 idt_vectoring_error_code;
u32 vm_exit_instruction_len;
u32 vmx_instruction_info;
u64 exit_qualification;
u64 exit_io_instruction_ecx;
u64 exit_io_instruction_esi;
u64 exit_io_instruction_edi;
u64 exit_io_instruction_eip;
u64 guest_linear_address;
u64 guest_rsp;
u64 guest_rflags;
u32 guest_interruptibility_info;
u32 cpu_based_vm_exec_control;
u32 exception_bitmap;
u32 vm_entry_controls;
u32 vm_entry_intr_info_field;
u32 vm_entry_exception_error_code;
u32 vm_entry_instruction_len;
u32 tpr_threshold;
u64 guest_rip;
u32 hv_clean_fields;
u32 padding32_1;
u32 hv_synthetic_controls;
struct {
u32 nested_flush_hypercall:1;
u32 msr_bitmap:1;
u32 reserved:30;
} __packed hv_enlightenments_control;
u32 hv_vp_id;
u32 padding32_2;
u64 hv_vm_id;
u64 partition_assist_page;
u64 padding64_4[4];
u64 guest_bndcfgs;
u64 guest_ia32_perf_global_ctrl;
u64 guest_ia32_s_cet;
u64 guest_ssp;
u64 guest_ia32_int_ssp_table_addr;
u64 guest_ia32_lbr_ctl;
u64 padding64_5[2];
u64 xss_exit_bitmap;
u64 encls_exiting_bitmap;
u64 host_ia32_perf_global_ctrl;
u64 tsc_multiplier;
u64 host_ia32_s_cet;
u64 host_ssp;
u64 host_ia32_int_ssp_table_addr;
u64 padding64_6;
} __packed;
#define HV_VMX_ENLIGHTENED_CLEAN_FIELD_NONE 0
#define HV_VMX_ENLIGHTENED_CLEAN_FIELD_IO_BITMAP BIT(0)
#define HV_VMX_ENLIGHTENED_CLEAN_FIELD_MSR_BITMAP BIT(1)
#define HV_VMX_ENLIGHTENED_CLEAN_FIELD_CONTROL_GRP2 BIT(2)
#define HV_VMX_ENLIGHTENED_CLEAN_FIELD_CONTROL_GRP1 BIT(3)
#define HV_VMX_ENLIGHTENED_CLEAN_FIELD_CONTROL_PROC BIT(4)
#define HV_VMX_ENLIGHTENED_CLEAN_FIELD_CONTROL_EVENT BIT(5)
#define HV_VMX_ENLIGHTENED_CLEAN_FIELD_CONTROL_ENTRY BIT(6)
#define HV_VMX_ENLIGHTENED_CLEAN_FIELD_CONTROL_EXCPN BIT(7)
#define HV_VMX_ENLIGHTENED_CLEAN_FIELD_CRDR BIT(8)
#define HV_VMX_ENLIGHTENED_CLEAN_FIELD_CONTROL_XLAT BIT(9)
#define HV_VMX_ENLIGHTENED_CLEAN_FIELD_GUEST_BASIC BIT(10)
#define HV_VMX_ENLIGHTENED_CLEAN_FIELD_GUEST_GRP1 BIT(11)
#define HV_VMX_ENLIGHTENED_CLEAN_FIELD_GUEST_GRP2 BIT(12)
#define HV_VMX_ENLIGHTENED_CLEAN_FIELD_HOST_POINTER BIT(13)
#define HV_VMX_ENLIGHTENED_CLEAN_FIELD_HOST_GRP1 BIT(14)
#define HV_VMX_ENLIGHTENED_CLEAN_FIELD_ENLIGHTENMENTSCONTROL BIT(15)
#define HV_VMX_ENLIGHTENED_CLEAN_FIELD_ALL 0xFFFF
/*
* Note, Hyper-V isn't actually stealing bit 28 from Intel, just abusing it by
* pairing it with architecturally impossible exit reasons. Bit 28 is set only
* on SMI exits to a SMI transfer monitor (STM) and if and only if a MTF VM-Exit
* is pending. I.e. it will never be set by hardware for non-SMI exits (there
* are only three), nor will it ever be set unless the VMM is an STM.
*/
#define HV_VMX_SYNTHETIC_EXIT_REASON_TRAP_AFTER_FLUSH 0x10000031
/*
* Hyper-V uses the software reserved 32 bytes in VMCB control area to expose
* SVM enlightenments to guests. This is documented in the TLFS doc.
* Note on naming: SVM_NESTED_ENLIGHTENED_VMCB_FIELDS
*/
struct hv_vmcb_enlightenments {
struct __packed hv_enlightenments_control {
u32 nested_flush_hypercall : 1;
u32 msr_bitmap : 1;
u32 enlightened_npt_tlb: 1;
u32 reserved : 29;
} __packed hv_enlightenments_control;
u32 hv_vp_id;
u64 hv_vm_id;
u64 partition_assist_page;
u64 reserved;
} __packed;
/*
* Hyper-V uses the software reserved clean bit in VMCB.
*/
#define HV_VMCB_NESTED_ENLIGHTENMENTS 31
/* Synthetic VM-Exit */
#define HV_SVM_EXITCODE_ENL 0xf0000000ull
#define HV_SVM_ENL_EXITCODE_TRAP_AFTER_FLUSH (1)
/* VM_PARTITION_ASSIST_PAGE */
struct hv_partition_assist_pg {
u32 tlb_lock_count;
};
/* Define connection identifier type. */
union hv_connection_id {
u32 asu32;
struct {
u32 id : 24;
u32 reserved : 8;
} __packed u;
};
struct hv_input_unmap_gpa_pages {
u64 target_partition_id;
u64 target_gpa_base;
u32 unmap_flags;
u32 padding;
} __packed;
#endif /* #ifndef _HV_HVGDK_H */
+46
View File
@@ -0,0 +1,46 @@
/* SPDX-License-Identifier: GPL-2.0 */
/*
* Type definitions for the Microsoft Hypervisor.
*/
#ifndef _HV_HVGDK_EXT_H
#define _HV_HVGDK_EXT_H
#include "hvgdk_mini.h"
/* Extended hypercalls */
#define HV_EXT_CALL_QUERY_CAPABILITIES 0x8001
#define HV_EXT_CALL_MEMORY_HEAT_HINT 0x8003
/* Extended hypercalls */
enum { /* HV_EXT_CALL */
HV_EXTCALL_QUERY_CAPABILITIES = 0x8001,
HV_EXTCALL_MEMORY_HEAT_HINT = 0x8003,
};
/* HV_EXT_OUTPUT_QUERY_CAPABILITIES */
#define HV_EXT_CAPABILITY_MEMORY_COLD_DISCARD_HINT BIT(8)
enum { /* HV_EXT_MEMORY_HEAT_HINT_TYPE */
HV_EXTMEM_HEAT_HINT_COLD = 0,
HV_EXTMEM_HEAT_HINT_HOT = 1,
HV_EXTMEM_HEAT_HINT_COLD_DISCARD = 2,
HV_EXTMEM_HEAT_HINT_MAX
};
/*
* The whole argument should fit in a page to be able to pass to the hypervisor
* in one hypercall.
*/
#define HV_MEMORY_HINT_MAX_GPA_PAGE_RANGES \
((HV_HYP_PAGE_SIZE - sizeof(struct hv_memory_hint)) / \
sizeof(union hv_gpa_page_range))
/* HvExtCallMemoryHeatHint hypercall */
#define HV_EXT_MEMORY_HEAT_HINT_TYPE_COLD_DISCARD 2
struct hv_memory_hint { /* HV_EXT_INPUT_MEMORY_HEAT_HINT */
u64 heat_type : 2; /* HV_EXTMEM_HEAT_HINT_* */
u64 reserved : 62;
union hv_gpa_page_range ranges[];
} __packed;
#endif /* _HV_HVGDK_EXT_H */
File diff suppressed because it is too large Load Diff
+956
View File
@@ -0,0 +1,956 @@
/* SPDX-License-Identifier: GPL-2.0 */
/*
* Type definitions for the Microsoft hypervisor.
*/
#ifndef _HV_HVHDK_H
#define _HV_HVHDK_H
#include <linux/build_bug.h>
#include "hvhdk_mini.h"
#include "hvgdk.h"
/*
* Hypervisor statistics page format
*/
struct hv_stats_page {
u64 data[HV_HYP_PAGE_SIZE / sizeof(u64)];
} __packed;
/* Bits for dirty mask of hv_vp_register_page */
#define HV_X64_REGISTER_CLASS_GENERAL 0
#define HV_X64_REGISTER_CLASS_IP 1
#define HV_X64_REGISTER_CLASS_XMM 2
#define HV_X64_REGISTER_CLASS_SEGMENT 3
#define HV_X64_REGISTER_CLASS_FLAGS 4
#define HV_VP_REGISTER_PAGE_VERSION_1 1u
#define HV_VP_REGISTER_PAGE_MAX_VECTOR_COUNT 7
union hv_vp_register_page_interrupt_vectors {
u64 as_uint64;
struct {
u8 vector_count;
u8 vector[HV_VP_REGISTER_PAGE_MAX_VECTOR_COUNT];
} __packed;
};
struct hv_vp_register_page {
u16 version;
u8 isvalid;
u8 rsvdz;
u32 dirty;
#if IS_ENABLED(CONFIG_X86)
union {
struct {
/* General purpose registers
* (HV_X64_REGISTER_CLASS_GENERAL)
*/
union {
struct {
u64 rax;
u64 rcx;
u64 rdx;
u64 rbx;
u64 rsp;
u64 rbp;
u64 rsi;
u64 rdi;
u64 r8;
u64 r9;
u64 r10;
u64 r11;
u64 r12;
u64 r13;
u64 r14;
u64 r15;
} __packed;
u64 gp_registers[16];
};
/* Instruction pointer (HV_X64_REGISTER_CLASS_IP) */
u64 rip;
/* Flags (HV_X64_REGISTER_CLASS_FLAGS) */
u64 rflags;
} __packed;
u64 registers[18];
};
u8 reserved[8];
/* Volatile XMM registers (HV_X64_REGISTER_CLASS_XMM) */
union {
struct {
struct hv_u128 xmm0;
struct hv_u128 xmm1;
struct hv_u128 xmm2;
struct hv_u128 xmm3;
struct hv_u128 xmm4;
struct hv_u128 xmm5;
} __packed;
struct hv_u128 xmm_registers[6];
};
/* Segment registers (HV_X64_REGISTER_CLASS_SEGMENT) */
union {
struct {
struct hv_x64_segment_register es;
struct hv_x64_segment_register cs;
struct hv_x64_segment_register ss;
struct hv_x64_segment_register ds;
struct hv_x64_segment_register fs;
struct hv_x64_segment_register gs;
} __packed;
struct hv_x64_segment_register segment_registers[6];
};
/* Misc. control registers (cannot be set via this interface) */
u64 cr0;
u64 cr3;
u64 cr4;
u64 cr8;
u64 efer;
u64 dr7;
union hv_x64_pending_interruption_register pending_interruption;
union hv_x64_interrupt_state_register interrupt_state;
u64 instruction_emulation_hints;
u64 xfem;
/*
* Fields from this point are not included in the register page save chunk.
* The reserved field is intended to maintain alignment for unsaved fields.
*/
u8 reserved1[0x100];
/*
* Interrupts injected as part of HvCallDispatchVp.
*/
union hv_vp_register_page_interrupt_vectors interrupt_vectors;
#elif IS_ENABLED(CONFIG_ARM64)
/* Not yet supported in ARM */
#endif
} __packed;
#define HV_PARTITION_PROCESSOR_FEATURES_BANKS 2
union hv_partition_processor_features {
u64 as_uint64[HV_PARTITION_PROCESSOR_FEATURES_BANKS];
struct {
u64 sse3_support : 1;
u64 lahf_sahf_support : 1;
u64 ssse3_support : 1;
u64 sse4_1_support : 1;
u64 sse4_2_support : 1;
u64 sse4a_support : 1;
u64 xop_support : 1;
u64 pop_cnt_support : 1;
u64 cmpxchg16b_support : 1;
u64 altmovcr8_support : 1;
u64 lzcnt_support : 1;
u64 mis_align_sse_support : 1;
u64 mmx_ext_support : 1;
u64 amd3dnow_support : 1;
u64 extended_amd3dnow_support : 1;
u64 page_1gb_support : 1;
u64 aes_support : 1;
u64 pclmulqdq_support : 1;
u64 pcid_support : 1;
u64 fma4_support : 1;
u64 f16c_support : 1;
u64 rd_rand_support : 1;
u64 rd_wr_fs_gs_support : 1;
u64 smep_support : 1;
u64 enhanced_fast_string_support : 1;
u64 bmi1_support : 1;
u64 bmi2_support : 1;
u64 hle_support_deprecated : 1;
u64 rtm_support_deprecated : 1;
u64 movbe_support : 1;
u64 npiep1_support : 1;
u64 dep_x87_fpu_save_support : 1;
u64 rd_seed_support : 1;
u64 adx_support : 1;
u64 intel_prefetch_support : 1;
u64 smap_support : 1;
u64 hle_support : 1;
u64 rtm_support : 1;
u64 rdtscp_support : 1;
u64 clflushopt_support : 1;
u64 clwb_support : 1;
u64 sha_support : 1;
u64 x87_pointers_saved_support : 1;
u64 invpcid_support : 1;
u64 ibrs_support : 1;
u64 stibp_support : 1;
u64 ibpb_support: 1;
u64 unrestricted_guest_support : 1;
u64 mdd_support : 1;
u64 fast_short_rep_mov_support : 1;
u64 l1dcache_flush_support : 1;
u64 rdcl_no_support : 1;
u64 ibrs_all_support : 1;
u64 skip_l1df_support : 1;
u64 ssb_no_support : 1;
u64 rsb_a_no_support : 1;
u64 virt_spec_ctrl_support : 1;
u64 rd_pid_support : 1;
u64 umip_support : 1;
u64 mbs_no_support : 1;
u64 mb_clear_support : 1;
u64 taa_no_support : 1;
u64 tsx_ctrl_support : 1;
/*
* N.B. The final processor feature bit in bank 0 is reserved to
* simplify potential downlevel backports.
*/
u64 reserved_bank0 : 1;
/* N.B. Begin bank 1 processor features. */
u64 acount_mcount_support : 1;
u64 tsc_invariant_support : 1;
u64 cl_zero_support : 1;
u64 rdpru_support : 1;
u64 la57_support : 1;
u64 mbec_support : 1;
u64 nested_virt_support : 1;
u64 psfd_support : 1;
u64 cet_ss_support : 1;
u64 cet_ibt_support : 1;
u64 vmx_exception_inject_support : 1;
u64 enqcmd_support : 1;
u64 umwait_tpause_support : 1;
u64 movdiri_support : 1;
u64 movdir64b_support : 1;
u64 cldemote_support : 1;
u64 serialize_support : 1;
u64 tsc_deadline_tmr_support : 1;
u64 tsc_adjust_support : 1;
u64 fzlrep_movsb : 1;
u64 fsrep_stosb : 1;
u64 fsrep_cmpsb : 1;
u64 reserved_bank1 : 42;
} __packed;
};
union hv_partition_processor_xsave_features {
struct {
u64 xsave_support : 1;
u64 xsaveopt_support : 1;
u64 avx_support : 1;
u64 reserved1 : 61;
} __packed;
u64 as_uint64;
};
struct hv_partition_creation_properties {
union hv_partition_processor_features disabled_processor_features;
union hv_partition_processor_xsave_features
disabled_processor_xsave_features;
} __packed;
#define HV_PARTITION_SYNTHETIC_PROCESSOR_FEATURES_BANKS 1
union hv_partition_synthetic_processor_features {
u64 as_uint64[HV_PARTITION_SYNTHETIC_PROCESSOR_FEATURES_BANKS];
struct {
u64 hypervisor_present : 1;
/* Support for HV#1: (CPUID leaves 0x40000000 - 0x40000006)*/
u64 hv1 : 1;
u64 access_vp_run_time_reg : 1; /* HV_X64_MSR_VP_RUNTIME */
u64 access_partition_reference_counter : 1; /* HV_X64_MSR_TIME_REF_COUNT */
u64 access_synic_regs : 1; /* SINT-related registers */
/*
* Access to HV_X64_MSR_STIMER0_CONFIG through
* HV_X64_MSR_STIMER3_COUNT.
*/
u64 access_synthetic_timer_regs : 1;
u64 access_intr_ctrl_regs : 1; /* APIC MSRs and VP assist page*/
/* HV_X64_MSR_GUEST_OS_ID and HV_X64_MSR_HYPERCALL */
u64 access_hypercall_regs : 1;
u64 access_vp_index : 1;
u64 access_partition_reference_tsc : 1;
u64 access_guest_idle_reg : 1;
u64 access_frequency_regs : 1;
u64 reserved_z12 : 1;
u64 reserved_z13 : 1;
u64 reserved_z14 : 1;
u64 enable_extended_gva_ranges_for_flush_virtual_address_list : 1;
u64 reserved_z16 : 1;
u64 reserved_z17 : 1;
/* Use fast hypercall output. Corresponds to privilege. */
u64 fast_hypercall_output : 1;
u64 reserved_z19 : 1;
u64 start_virtual_processor : 1; /* Can start VPs */
u64 reserved_z21 : 1;
/* Synthetic timers in direct mode. */
u64 direct_synthetic_timers : 1;
u64 reserved_z23 : 1;
u64 extended_processor_masks : 1;
/* Enable various hypercalls */
u64 tb_flush_hypercalls : 1;
u64 synthetic_cluster_ipi : 1;
u64 notify_long_spin_wait : 1;
u64 query_numa_distance : 1;
u64 signal_events : 1;
u64 retarget_device_interrupt : 1;
u64 restore_time : 1;
/* EnlightenedVmcs nested enlightenment is supported. */
u64 enlightened_vmcs : 1;
u64 reserved : 31;
} __packed;
};
#define HV_MAKE_COMPATIBILITY_VERSION(major_, minor_) \
((u32)((major_) << 8 | (minor_)))
#define HV_COMPATIBILITY_21_H2 HV_MAKE_COMPATIBILITY_VERSION(0X6, 0X9)
union hv_partition_isolation_properties {
u64 as_uint64;
struct {
u64 isolation_type: 5;
u64 isolation_host_type : 2;
u64 rsvd_z: 5;
u64 shared_gpa_boundary_page_number: 52;
} __packed;
};
/*
* Various isolation types supported by MSHV.
*/
#define HV_PARTITION_ISOLATION_TYPE_NONE 0
#define HV_PARTITION_ISOLATION_TYPE_SNP 2
#define HV_PARTITION_ISOLATION_TYPE_TDX 3
/*
* Various host isolation types supported by MSHV.
*/
#define HV_PARTITION_ISOLATION_HOST_TYPE_NONE 0x0
#define HV_PARTITION_ISOLATION_HOST_TYPE_HARDWARE 0x1
#define HV_PARTITION_ISOLATION_HOST_TYPE_RESERVED 0x2
/* Note: Exo partition is enabled by default */
#define HV_PARTITION_CREATION_FLAG_SMT_ENABLED_GUEST BIT(0)
#define HV_PARTITION_CREATION_FLAG_NESTED_VIRTUALIZATION_CAPABLE BIT(1)
#define HV_PARTITION_CREATION_FLAG_GPA_SUPER_PAGES_ENABLED BIT(4)
#define HV_PARTITION_CREATION_FLAG_EXO_PARTITION BIT(8)
#define HV_PARTITION_CREATION_FLAG_LAPIC_ENABLED BIT(13)
#define HV_PARTITION_CREATION_FLAG_INTERCEPT_MESSAGE_PAGE_ENABLED BIT(19)
#define HV_PARTITION_CREATION_FLAG_X2APIC_CAPABLE BIT(22)
struct hv_input_create_partition {
u64 flags;
struct hv_proximity_domain_info proximity_domain_info;
u32 compatibility_version;
u32 padding;
struct hv_partition_creation_properties partition_creation_properties;
union hv_partition_isolation_properties isolation_properties;
} __packed;
struct hv_output_create_partition {
u64 partition_id;
} __packed;
struct hv_input_initialize_partition {
u64 partition_id;
} __packed;
struct hv_input_finalize_partition {
u64 partition_id;
} __packed;
struct hv_input_delete_partition {
u64 partition_id;
} __packed;
struct hv_input_get_partition_property {
u64 partition_id;
u32 property_code; /* enum hv_partition_property_code */
u32 padding;
} __packed;
struct hv_output_get_partition_property {
u64 property_value;
} __packed;
struct hv_input_set_partition_property {
u64 partition_id;
u32 property_code; /* enum hv_partition_property_code */
u32 padding;
u64 property_value;
} __packed;
union hv_partition_property_arg {
u64 as_uint64;
struct {
union {
u32 arg;
u32 vp_index;
};
u16 reserved0;
u8 reserved1;
u8 object_type;
} __packed;
};
struct hv_input_get_partition_property_ex {
u64 partition_id;
u32 property_code; /* enum hv_partition_property_code */
u32 padding;
union {
union hv_partition_property_arg arg_data;
u64 arg;
};
} __packed;
/*
* NOTE: Should use hv_input_set_partition_property_ex_header to compute this
* size, but hv_input_get_partition_property_ex is identical so it suffices
*/
#define HV_PARTITION_PROPERTY_EX_MAX_VAR_SIZE \
(HV_HYP_PAGE_SIZE - sizeof(struct hv_input_get_partition_property_ex))
union hv_partition_property_ex {
u8 buffer[HV_PARTITION_PROPERTY_EX_MAX_VAR_SIZE];
struct hv_partition_property_vmm_capabilities vmm_capabilities;
/* More fields to be filled in when needed */
};
struct hv_output_get_partition_property_ex {
union hv_partition_property_ex property_value;
} __packed;
enum hv_vp_state_page_type {
HV_VP_STATE_PAGE_REGISTERS = 0,
HV_VP_STATE_PAGE_INTERCEPT_MESSAGE = 1,
HV_VP_STATE_PAGE_GHCB = 2,
HV_VP_STATE_PAGE_COUNT
};
struct hv_input_map_vp_state_page {
u64 partition_id;
u32 vp_index;
u16 type; /* enum hv_vp_state_page_type */
union hv_input_vtl input_vtl;
union {
u8 as_uint8;
struct {
u8 map_location_provided : 1;
u8 reserved : 7;
};
} flags;
u64 requested_map_location;
} __packed;
struct hv_output_map_vp_state_page {
u64 map_location; /* GPA page number */
} __packed;
struct hv_input_unmap_vp_state_page {
u64 partition_id;
u32 vp_index;
u16 type; /* enum hv_vp_state_page_type */
union hv_input_vtl input_vtl;
u8 reserved0;
} __packed;
struct hv_x64_apic_eoi_message {
u32 vp_index;
u32 interrupt_vector;
} __packed;
struct hv_opaque_intercept_message {
u32 vp_index;
} __packed;
enum hv_port_type {
HV_PORT_TYPE_MESSAGE = 1,
HV_PORT_TYPE_EVENT = 2,
HV_PORT_TYPE_MONITOR = 3,
HV_PORT_TYPE_DOORBELL = 4 /* Root Partition only */
};
struct hv_port_info {
u32 port_type; /* enum hv_port_type */
u32 padding;
union {
struct {
u32 target_sint;
u32 target_vp;
u64 rsvdz;
} message_port_info;
struct {
u32 target_sint;
u32 target_vp;
u16 base_flag_number;
u16 flag_count;
u32 rsvdz;
} event_port_info;
struct {
u64 monitor_address;
u64 rsvdz;
} monitor_port_info;
struct {
u32 target_sint;
u32 target_vp;
u64 rsvdz;
} doorbell_port_info;
};
} __packed;
struct hv_connection_info {
u32 port_type;
u32 padding;
union {
struct {
u64 rsvdz;
} message_connection_info;
struct {
u64 rsvdz;
} event_connection_info;
struct {
u64 monitor_address;
} monitor_connection_info;
struct {
u64 gpa;
u64 trigger_value;
u64 flags;
} doorbell_connection_info;
};
} __packed;
/* Define synthetic interrupt controller flag constants. */
#define HV_EVENT_FLAGS_COUNT (256 * 8)
#define HV_EVENT_FLAGS_BYTE_COUNT (256)
#define HV_EVENT_FLAGS32_COUNT (256 / sizeof(u32))
/* linux side we create long version of flags to use long bit ops on flags */
#define HV_EVENT_FLAGS_UL_COUNT (256 / sizeof(ulong))
/* Define the synthetic interrupt controller event flags format. */
union hv_synic_event_flags {
unsigned char flags8[HV_EVENT_FLAGS_BYTE_COUNT];
u32 flags32[HV_EVENT_FLAGS32_COUNT];
ulong flags[HV_EVENT_FLAGS_UL_COUNT]; /* linux only */
};
struct hv_synic_event_flags_page {
volatile union hv_synic_event_flags event_flags[HV_SYNIC_SINT_COUNT];
};
#define HV_SYNIC_EVENT_RING_MESSAGE_COUNT 63
struct hv_synic_event_ring {
u8 signal_masked;
u8 ring_full;
u16 reserved_z;
u32 data[HV_SYNIC_EVENT_RING_MESSAGE_COUNT];
} __packed;
struct hv_synic_event_ring_page {
struct hv_synic_event_ring sint_event_ring[HV_SYNIC_SINT_COUNT];
};
/* Define SynIC control register. */
union hv_synic_scontrol {
u64 as_uint64;
struct {
u64 enable : 1;
u64 reserved : 63;
} __packed;
};
/* Define the format of the SIEFP register */
union hv_synic_siefp {
u64 as_uint64;
struct {
u64 siefp_enabled : 1;
u64 preserved : 11;
u64 base_siefp_gpa : 52;
} __packed;
};
union hv_synic_sirbp {
u64 as_uint64;
struct {
u64 sirbp_enabled : 1;
u64 preserved : 11;
u64 base_sirbp_gpa : 52;
} __packed;
};
union hv_interrupt_control {
u64 as_uint64;
struct {
u32 interrupt_type; /* enum hv_interrupt_type */
#if IS_ENABLED(CONFIG_X86)
u32 level_triggered : 1;
u32 logical_dest_mode : 1;
u32 rsvd : 30;
#elif IS_ENABLED(CONFIG_ARM64)
u32 rsvd1 : 2;
u32 asserted : 1;
u32 rsvd2 : 29;
#endif
} __packed;
};
struct hv_stimer_state {
struct {
u32 undelivered_msg_pending : 1;
u32 reserved : 31;
} __packed flags;
u32 resvd;
u64 config;
u64 count;
u64 adjustment;
u64 undelivered_exp_time;
} __packed;
struct hv_synthetic_timers_state {
struct hv_stimer_state timers[HV_SYNIC_STIMER_COUNT];
u64 reserved[5];
} __packed;
struct hv_async_completion_message_payload {
u64 partition_id;
u32 status;
u32 completion_count;
u64 sub_status;
} __packed;
union hv_input_delete_vp {
u64 as_uint64[2];
struct {
u64 partition_id;
u32 vp_index;
u8 reserved[4];
} __packed;
} __packed;
struct hv_input_assert_virtual_interrupt {
u64 partition_id;
union hv_interrupt_control control;
u64 dest_addr; /* cpu's apic id */
u32 vector;
u8 target_vtl;
u8 rsvd_z0;
u16 rsvd_z1;
} __packed;
struct hv_input_create_port {
u64 port_partition_id;
union hv_port_id port_id;
u8 port_vtl;
u8 min_connection_vtl;
u16 padding;
u64 connection_partition_id;
struct hv_port_info port_info;
struct hv_proximity_domain_info proximity_domain_info;
} __packed;
union hv_input_delete_port {
u64 as_uint64[2];
struct {
u64 port_partition_id;
union hv_port_id port_id;
u32 reserved;
};
} __packed;
struct hv_input_connect_port {
u64 connection_partition_id;
union hv_connection_id connection_id;
u8 connection_vtl;
u8 rsvdz0;
u16 rsvdz1;
u64 port_partition_id;
union hv_port_id port_id;
u32 reserved2;
struct hv_connection_info connection_info;
struct hv_proximity_domain_info proximity_domain_info;
} __packed;
union hv_input_disconnect_port {
u64 as_uint64[2];
struct {
u64 connection_partition_id;
union hv_connection_id connection_id;
u32 is_doorbell: 1;
u32 reserved: 31;
} __packed;
} __packed;
union hv_input_notify_port_ring_empty {
u64 as_uint64;
struct {
u32 sint_index;
u32 reserved;
};
} __packed;
struct hv_vp_state_data_xsave {
u64 flags;
union hv_x64_xsave_xfem_register states;
} __packed;
/*
* For getting and setting VP state, there are two options based on the state type:
*
* 1.) Data that is accessed by PFNs in the input hypercall page. This is used
* for state which may not fit into the hypercall pages.
* 2.) Data that is accessed directly in the input\output hypercall pages.
* This is used for state that will always fit into the hypercall pages.
*
* In the future this could be dynamic based on the size if needed.
*
* Note these hypercalls have an 8-byte aligned variable header size as per the tlfs
*/
#define HV_GET_SET_VP_STATE_TYPE_PFN BIT(31)
enum hv_get_set_vp_state_type {
/* HvGetSetVpStateLocalInterruptControllerState - APIC/GIC state */
HV_GET_SET_VP_STATE_LAPIC_STATE = 0 | HV_GET_SET_VP_STATE_TYPE_PFN,
HV_GET_SET_VP_STATE_XSAVE = 1 | HV_GET_SET_VP_STATE_TYPE_PFN,
HV_GET_SET_VP_STATE_SIM_PAGE = 2 | HV_GET_SET_VP_STATE_TYPE_PFN,
HV_GET_SET_VP_STATE_SIEF_PAGE = 3 | HV_GET_SET_VP_STATE_TYPE_PFN,
HV_GET_SET_VP_STATE_SYNTHETIC_TIMERS = 4,
};
struct hv_vp_state_data {
u32 type;
u32 rsvd;
struct hv_vp_state_data_xsave xsave;
} __packed;
struct hv_input_get_vp_state {
u64 partition_id;
u32 vp_index;
u8 input_vtl;
u8 rsvd0;
u16 rsvd1;
struct hv_vp_state_data state_data;
u64 output_data_pfns[];
} __packed;
union hv_output_get_vp_state {
struct hv_synthetic_timers_state synthetic_timers_state;
} __packed;
union hv_input_set_vp_state_data {
u64 pfns;
u8 bytes;
} __packed;
struct hv_input_set_vp_state {
u64 partition_id;
u32 vp_index;
u8 input_vtl;
u8 rsvd0;
u16 rsvd1;
struct hv_vp_state_data state_data;
union hv_input_set_vp_state_data data[];
} __packed;
union hv_x64_vp_execution_state {
u16 as_uint16;
struct {
u16 cpl:2;
u16 cr0_pe:1;
u16 cr0_am:1;
u16 efer_lma:1;
u16 debug_active:1;
u16 interruption_pending:1;
u16 vtl:4;
u16 enclave_mode:1;
u16 interrupt_shadow:1;
u16 virtualization_fault_active:1;
u16 reserved:2;
} __packed;
};
struct hv_x64_intercept_message_header {
u32 vp_index;
u8 instruction_length:4;
u8 cr8:4; /* Only set for exo partitions */
u8 intercept_access_type; /* enum hv_intercept_access_type */
union hv_x64_vp_execution_state execution_state;
struct hv_x64_segment_register cs_segment;
u64 rip;
u64 rflags;
} __packed;
union hv_x64_memory_access_info {
u8 as_uint8;
struct {
u8 gva_valid:1;
u8 gva_gpa_valid:1;
u8 hypercall_output_pending:1;
u8 tlb_locked_no_overlay:1;
u8 reserved:4;
} __packed;
};
struct hv_x64_memory_intercept_message {
struct hv_x64_intercept_message_header header;
u32 cache_type; /* enum hv_cache_type */
u8 instruction_byte_count;
union hv_x64_memory_access_info memory_access_info;
u8 tpr_priority;
u8 reserved1;
u64 guest_virtual_address;
u64 guest_physical_address;
u8 instruction_bytes[16];
} __packed;
#if IS_ENABLED(CONFIG_ARM64)
union hv_arm64_vp_execution_state {
u16 as_uint16;
struct {
u16 cpl:2; /* Exception Level (EL) */
u16 debug_active:1;
u16 interruption_pending:1;
u16 vtl:4;
u16 virtualization_fault_active:1;
u16 reserved:7;
} __packed;
};
struct hv_arm64_intercept_message_header {
u32 vp_index;
u8 instruction_length;
u8 intercept_access_type; /* enum hv_intercept_access_type */
union hv_arm64_vp_execution_state execution_state;
u64 pc;
u64 cpsr;
} __packed;
union hv_arm64_memory_access_info {
u8 as_uint8;
struct {
u8 gva_valid:1;
u8 gva_gpa_valid:1;
u8 hypercall_output_pending:1;
u8 reserved:5;
} __packed;
};
struct hv_arm64_memory_intercept_message {
struct hv_arm64_intercept_message_header header;
u32 cache_type; /* enum hv_cache_type */
u8 instruction_byte_count;
union hv_arm64_memory_access_info memory_access_info;
u16 reserved1;
u8 instruction_bytes[4];
u32 reserved2;
u64 guest_virtual_address;
u64 guest_physical_address;
u64 syndrome;
} __packed;
#endif /* CONFIG_ARM64 */
/*
* Dispatch state for the VP communicated by the hypervisor to the
* VP-dispatching thread in the root on return from HVCALL_DISPATCH_VP.
*/
enum hv_vp_dispatch_state {
HV_VP_DISPATCH_STATE_INVALID = 0,
HV_VP_DISPATCH_STATE_BLOCKED = 1,
HV_VP_DISPATCH_STATE_READY = 2,
};
/*
* Dispatch event that caused the current dispatch state on return from
* HVCALL_DISPATCH_VP.
*/
enum hv_vp_dispatch_event {
HV_VP_DISPATCH_EVENT_INVALID = 0x00000000,
HV_VP_DISPATCH_EVENT_SUSPEND = 0x00000001,
HV_VP_DISPATCH_EVENT_INTERCEPT = 0x00000002,
};
#define HV_ROOT_SCHEDULER_MAX_VPS_PER_CHILD_PARTITION 1024
/* The maximum array size of HV_GENERIC_SET (vp_set) buffer */
#define HV_GENERIC_SET_QWORD_COUNT(max) (((((max) - 1) >> 6) + 1) + 2)
struct hv_vp_signal_bitset_scheduler_message {
u64 partition_id;
u32 overflow_count;
u16 vp_count;
u16 reserved;
#define BITSET_BUFFER_SIZE \
HV_GENERIC_SET_QWORD_COUNT(HV_ROOT_SCHEDULER_MAX_VPS_PER_CHILD_PARTITION)
union {
struct hv_vpset bitset;
u64 bitset_buffer[BITSET_BUFFER_SIZE];
} vp_bitset;
#undef BITSET_BUFFER_SIZE
} __packed;
static_assert(sizeof(struct hv_vp_signal_bitset_scheduler_message) <=
(sizeof(struct hv_message) - sizeof(struct hv_message_header)));
#define HV_MESSAGE_MAX_PARTITION_VP_PAIR_COUNT \
(((sizeof(struct hv_message) - sizeof(struct hv_message_header)) / \
(sizeof(u64 /* partition id */) + sizeof(u32 /* vp index */))) - 1)
struct hv_vp_signal_pair_scheduler_message {
u32 overflow_count;
u8 vp_count;
u8 reserved1[3];
u64 partition_ids[HV_MESSAGE_MAX_PARTITION_VP_PAIR_COUNT];
u32 vp_indexes[HV_MESSAGE_MAX_PARTITION_VP_PAIR_COUNT];
u8 reserved2[4];
} __packed;
static_assert(sizeof(struct hv_vp_signal_pair_scheduler_message) ==
(sizeof(struct hv_message) - sizeof(struct hv_message_header)));
/* Input and output structures for HVCALL_DISPATCH_VP */
#define HV_DISPATCH_VP_FLAG_CLEAR_INTERCEPT_SUSPEND 0x1
#define HV_DISPATCH_VP_FLAG_ENABLE_CALLER_INTERRUPTS 0x2
#define HV_DISPATCH_VP_FLAG_SET_CALLER_SPEC_CTRL 0x4
#define HV_DISPATCH_VP_FLAG_SKIP_VP_SPEC_FLUSH 0x8
#define HV_DISPATCH_VP_FLAG_SKIP_CALLER_SPEC_FLUSH 0x10
#define HV_DISPATCH_VP_FLAG_SKIP_CALLER_USER_SPEC_FLUSH 0x20
#define HV_DISPATCH_VP_FLAG_SCAN_INTERRUPT_INJECTION 0x40
struct hv_input_dispatch_vp {
u64 partition_id;
u32 vp_index;
u32 flags;
u64 time_slice; /* in 100ns */
u64 spec_ctrl;
} __packed;
struct hv_output_dispatch_vp {
u32 dispatch_state; /* enum hv_vp_dispatch_state */
u32 dispatch_event; /* enum hv_vp_dispatch_event */
} __packed;
struct hv_input_modify_sparse_spa_page_host_access {
u32 host_access : 2;
u32 reserved : 30;
u32 flags;
u64 partition_id;
u64 spa_page_list[];
} __packed;
/* hv_input_modify_sparse_spa_page_host_access flags */
#define HV_MODIFY_SPA_PAGE_HOST_ACCESS_MAKE_EXCLUSIVE 0x1
#define HV_MODIFY_SPA_PAGE_HOST_ACCESS_MAKE_SHARED 0x2
#define HV_MODIFY_SPA_PAGE_HOST_ACCESS_LARGE_PAGE 0x4
#define HV_MODIFY_SPA_PAGE_HOST_ACCESS_HUGE_PAGE 0x8
#endif /* _HV_HVHDK_H */
+551
View File
@@ -0,0 +1,551 @@
/* SPDX-License-Identifier: GPL-2.0 */
/*
* Type definitions for the Microsoft Hypervisor.
*/
#ifndef _HV_HVHDK_MINI_H
#define _HV_HVHDK_MINI_H
#include "hvgdk_mini.h"
#define HV_MAX_CONTIGUOUS_ALLOCATION_PAGES 8
/*
* Doorbell connection_info flags.
*/
#define HV_DOORBELL_FLAG_TRIGGER_SIZE_MASK 0x00000007
#define HV_DOORBELL_FLAG_TRIGGER_SIZE_ANY 0x00000000
#define HV_DOORBELL_FLAG_TRIGGER_SIZE_BYTE 0x00000001
#define HV_DOORBELL_FLAG_TRIGGER_SIZE_WORD 0x00000002
#define HV_DOORBELL_FLAG_TRIGGER_SIZE_DWORD 0x00000003
#define HV_DOORBELL_FLAG_TRIGGER_SIZE_QWORD 0x00000004
#define HV_DOORBELL_FLAG_TRIGGER_ANY_VALUE 0x80000000
/* Each generic set contains 64 elements */
#define HV_GENERIC_SET_SHIFT (6)
#define HV_GENERIC_SET_MASK (63)
enum hv_generic_set_format {
HV_GENERIC_SET_SPARSE_4K,
HV_GENERIC_SET_ALL,
};
#define HV_GENERIC_SET_FORMAT hv_generic_set_format
enum hv_scheduler_type {
HV_SCHEDULER_TYPE_LP = 1, /* Classic scheduler w/o SMT */
HV_SCHEDULER_TYPE_LP_SMT = 2, /* Classic scheduler w/ SMT */
HV_SCHEDULER_TYPE_CORE_SMT = 3, /* Core scheduler */
HV_SCHEDULER_TYPE_ROOT = 4, /* Root / integrated scheduler */
HV_SCHEDULER_TYPE_MAX
};
/* HV_STATS_AREA_TYPE */
enum hv_stats_area_type {
HV_STATS_AREA_SELF = 0,
HV_STATS_AREA_PARENT = 1,
HV_STATS_AREA_INTERNAL = 2,
HV_STATS_AREA_COUNT
};
enum hv_stats_object_type {
HV_STATS_OBJECT_HYPERVISOR = 0x00000001,
HV_STATS_OBJECT_LOGICAL_PROCESSOR = 0x00000002,
HV_STATS_OBJECT_PARTITION = 0x00010001,
HV_STATS_OBJECT_VP = 0x00010002
};
union hv_stats_object_identity {
/* hv_stats_hypervisor */
struct {
u8 reserved[15];
u8 stats_area_type;
} __packed hv;
/* hv_stats_logical_processor */
struct {
u32 lp_index;
u8 reserved[11];
u8 stats_area_type;
} __packed lp;
/* hv_stats_partition */
struct {
u64 partition_id;
u8 reserved[7];
u8 stats_area_type;
} __packed partition;
/* hv_stats_vp */
struct {
u64 partition_id;
u32 vp_index;
u16 flags;
u8 reserved;
u8 stats_area_type;
} __packed vp;
};
enum hv_partition_property_code {
/* Privilege properties */
HV_PARTITION_PROPERTY_PRIVILEGE_FLAGS = 0x00010000,
HV_PARTITION_PROPERTY_SYNTHETIC_PROC_FEATURES = 0x00010001,
/* Integrated scheduling properties */
HV_PARTITION_PROPERTY_INTEGRATED_SCHEDULER_ENABLED = 0x00020005,
/* Resource properties */
HV_PARTITION_PROPERTY_GPA_PAGE_ACCESS_TRACKING = 0x00050005,
HV_PARTITION_PROPERTY_UNIMPLEMENTED_MSR_ACTION = 0x00050017,
/* Compatibility properties */
HV_PARTITION_PROPERTY_PROCESSOR_XSAVE_FEATURES = 0x00060002,
HV_PARTITION_PROPERTY_XSAVE_STATES = 0x00060007,
HV_PARTITION_PROPERTY_MAX_XSAVE_DATA_SIZE = 0x00060008,
HV_PARTITION_PROPERTY_PROCESSOR_CLOCK_FREQUENCY = 0x00060009,
/* Extended properties with larger property values */
HV_PARTITION_PROPERTY_VMM_CAPABILITIES = 0x00090007,
};
#define HV_PARTITION_VMM_CAPABILITIES_BANK_COUNT 1
#define HV_PARTITION_VMM_CAPABILITIES_RESERVED_BITFIELD_COUNT 57
struct hv_partition_property_vmm_capabilities {
u16 bank_count;
u16 reserved[3];
union {
u64 as_uint64[HV_PARTITION_VMM_CAPABILITIES_BANK_COUNT];
struct {
u64 map_gpa_preserve_adjustable: 1;
u64 vmm_can_provide_overlay_gpfn: 1;
u64 vp_affinity_property: 1;
#if IS_ENABLED(CONFIG_ARM64)
u64 vmm_can_provide_gic_overlay_locations: 1;
#else
u64 reservedbit3: 1;
#endif
u64 assignable_synthetic_proc_features: 1;
u64 reservedbit5: 1;
u64 vmm_enable_integrated_scheduler : 1;
u64 reserved0: HV_PARTITION_VMM_CAPABILITIES_RESERVED_BITFIELD_COUNT;
} __packed;
};
} __packed;
enum hv_snp_status {
HV_SNP_STATUS_NONE = 0,
HV_SNP_STATUS_AVAILABLE = 1,
HV_SNP_STATUS_INCOMPATIBLE = 2,
HV_SNP_STATUS_PSP_UNAVAILABLE = 3,
HV_SNP_STATUS_PSP_INIT_FAILED = 4,
HV_SNP_STATUS_PSP_BAD_FW_VERSION = 5,
HV_SNP_STATUS_BAD_CONFIGURATION = 6,
HV_SNP_STATUS_PSP_FW_UPDATE_IN_PROGRESS = 7,
HV_SNP_STATUS_PSP_RB_INIT_FAILED = 8,
HV_SNP_STATUS_PSP_PLATFORM_STATUS_FAILED = 9,
HV_SNP_STATUS_PSP_INIT_LATE_FAILED = 10,
};
enum hv_system_property {
/* Add more values when needed */
HV_SYSTEM_PROPERTY_SLEEP_STATE = 3,
HV_SYSTEM_PROPERTY_SCHEDULER_TYPE = 15,
HV_DYNAMIC_PROCESSOR_FEATURE_PROPERTY = 21,
HV_SYSTEM_PROPERTY_CRASHDUMPAREA = 47,
};
#define HV_PFN_RANGE_PGBITS 24 /* HV_SPA_PAGE_RANGE_ADDITIONAL_PAGES_BITS */
union hv_pfn_range { /* HV_SPA_PAGE_RANGE */
u64 as_uint64;
struct {
/* 39:0: base pfn. 63:40: additional pages */
u64 base_pfn : 64 - HV_PFN_RANGE_PGBITS;
u64 add_pfns : HV_PFN_RANGE_PGBITS;
} __packed;
};
enum hv_sleep_state {
HV_SLEEP_STATE_S1 = 1,
HV_SLEEP_STATE_S2 = 2,
HV_SLEEP_STATE_S3 = 3,
HV_SLEEP_STATE_S4 = 4,
HV_SLEEP_STATE_S5 = 5,
/*
* After hypervisor has received this, any follow up sleep
* state registration requests will be rejected.
*/
HV_SLEEP_STATE_LOCK = 6
};
enum hv_dynamic_processor_feature_property {
/* Add more values when needed */
HV_X64_DYNAMIC_PROCESSOR_FEATURE_MAX_ENCRYPTED_PARTITIONS = 13,
HV_X64_DYNAMIC_PROCESSOR_FEATURE_SNP_STATUS = 16,
};
struct hv_input_get_system_property {
u32 property_id; /* enum hv_system_property */
u32 reserved;
union {
u64 as_uint64;
#if IS_ENABLED(CONFIG_X86)
/* enum hv_dynamic_processor_feature_property */
u32 hv_processor_feature;
#endif
/* More fields to be filled in when needed */
};
} __packed;
struct hv_output_get_system_property {
union {
u32 scheduler_type; /* enum hv_scheduler_type */
#if IS_ENABLED(CONFIG_X86)
u64 hv_processor_feature_value;
#endif
union hv_pfn_range hv_cda_info; /* CrashdumpAreaAddress */
u64 hv_tramp_pa; /* CrashdumpTrampolineAddress */
};
} __packed;
struct hv_sleep_state_info {
u32 sleep_state; /* enum hv_sleep_state */
u8 pm1a_slp_typ;
u8 pm1b_slp_typ;
} __packed;
struct hv_input_set_system_property {
u32 property_id; /* enum hv_system_property */
u32 reserved;
union {
/* More fields to be filled in when needed */
struct hv_sleep_state_info set_sleep_state_info;
/*
* Add a reserved field to ensure the union is 8-byte aligned as
* existing members may not be. This is a temporary measure
* until all remaining members are added.
*/
u64 reserved0[8];
};
} __packed;
struct hv_input_enter_sleep_state { /* HV_INPUT_ENTER_SLEEP_STATE */
u32 sleep_state; /* enum hv_sleep_state */
} __packed;
struct hv_input_map_stats_page {
u32 type; /* enum hv_stats_object_type */
u32 padding;
union hv_stats_object_identity identity;
} __packed;
struct hv_input_map_stats_page2 {
u32 type; /* enum hv_stats_object_type */
u32 padding;
union hv_stats_object_identity identity;
u64 map_location;
} __packed;
struct hv_output_map_stats_page {
u64 map_location;
} __packed;
struct hv_input_unmap_stats_page {
u32 type; /* enum hv_stats_object_type */
u32 padding;
union hv_stats_object_identity identity;
} __packed;
struct hv_proximity_domain_flags {
u32 proximity_preferred : 1;
u32 reserved : 30;
u32 proximity_info_valid : 1;
} __packed;
struct hv_proximity_domain_info {
u32 domain_id;
struct hv_proximity_domain_flags flags;
} __packed;
/* HvDepositMemory hypercall */
struct hv_deposit_memory { /* HV_INPUT_DEPOSIT_MEMORY */
u64 partition_id;
u64 gpa_page_list[];
} __packed;
struct hv_input_withdraw_memory {
u64 partition_id;
struct hv_proximity_domain_info proximity_domain_info;
} __packed;
struct hv_output_withdraw_memory {
DECLARE_FLEX_ARRAY(u64, gpa_page_list);
} __packed;
/* HV Map GPA (Guest Physical Address) Flags */
#define HV_MAP_GPA_PERMISSIONS_NONE 0x0
#define HV_MAP_GPA_READABLE 0x1
#define HV_MAP_GPA_WRITABLE 0x2
#define HV_MAP_GPA_KERNEL_EXECUTABLE 0x4
#define HV_MAP_GPA_USER_EXECUTABLE 0x8
#define HV_MAP_GPA_EXECUTABLE 0xC
#define HV_MAP_GPA_PERMISSIONS_MASK 0xF
#define HV_MAP_GPA_ADJUSTABLE 0x8000
#define HV_MAP_GPA_NO_ACCESS 0x10000
#define HV_MAP_GPA_NOT_CACHED 0x200000
#define HV_MAP_GPA_LARGE_PAGE 0x80000000
struct hv_input_map_gpa_pages {
u64 target_partition_id;
u64 target_gpa_base;
u32 map_flags;
u32 padding;
u64 source_gpa_page_list[];
} __packed;
union hv_gpa_page_access_state_flags {
struct {
u64 clear_accessed : 1;
u64 set_accessed : 1;
u64 clear_dirty : 1;
u64 set_dirty : 1;
u64 reserved : 60;
} __packed;
u64 as_uint64;
};
struct hv_input_get_gpa_pages_access_state {
u64 partition_id;
union hv_gpa_page_access_state_flags flags;
u64 hv_gpa_page_number;
} __packed;
union hv_gpa_page_access_state {
struct {
u8 accessed : 1;
u8 dirty : 1;
u8 reserved: 6;
};
u8 as_uint8;
} __packed;
enum hv_crashdump_action {
HV_CRASHDUMP_NONE = 0,
HV_CRASHDUMP_SUSPEND_ALL_VPS,
HV_CRASHDUMP_PREPARE_FOR_STATE_SAVE,
HV_CRASHDUMP_STATE_SAVED,
HV_CRASHDUMP_ENTRY,
};
struct hv_partition_event_root_crashdump_input {
u32 crashdump_action; /* enum hv_crashdump_action */
} __packed;
struct hv_input_disable_hyp_ex { /* HV_X64_INPUT_DISABLE_HYPERVISOR_EX */
u64 rip;
u64 arg;
} __packed;
struct hv_crashdump_area { /* HV_CRASHDUMP_AREA */
u32 version;
union {
u32 flags_as_uint32;
struct {
u32 cda_valid : 1;
u32 cda_unused : 31;
} __packed;
};
/* more unused fields */
} __packed;
union hv_partition_event_input {
struct hv_partition_event_root_crashdump_input crashdump_input;
};
enum hv_partition_event {
HV_PARTITION_EVENT_ROOT_CRASHDUMP = 2,
HV_PARTITION_ALL_LOGICAL_PROCESSORS_STARTED = 4,
};
struct hv_input_notify_partition_event {
u32 event; /* enum hv_partition_event */
union hv_partition_event_input input;
} __packed;
struct hv_input_get_logical_processor_run_time {
u32 lp_index;
} __packed;
struct hv_output_get_logical_processor_run_time {
u64 global_time;
u64 local_run_time;
u64 rsvdz0;
u64 hypervisor_time;
} __packed;
struct hv_lp_startup_status {
u64 hv_status;
u64 substatus1;
u64 substatus2;
u64 substatus3;
u64 substatus4;
u64 substatus5;
u64 substatus6;
} __packed;
struct hv_input_add_logical_processor {
u32 lp_index;
u32 apic_id;
struct hv_proximity_domain_info proximity_domain_info;
} __packed;
struct hv_output_add_logical_processor {
struct hv_lp_startup_status startup_status;
} __packed;
enum { /* HV_SUBNODE_TYPE */
HV_SUBNODE_ANY = 0,
HV_SUBNODE_SOCKET,
HV_SUBNODE_CLUSTER,
HV_SUBNODE_L3,
HV_SUBNODE_COUNT,
HV_SUBNODE_INVALID = -1
};
struct hv_create_vp { /* HV_INPUT_CREATE_VP */
u64 partition_id;
u32 vp_index;
u8 padding[3];
u8 subnode_type;
u64 subnode_id;
struct hv_proximity_domain_info proximity_domain_info;
u64 flags;
} __packed;
/* HV_INTERRUPT_TRIGGER_MODE */
enum hv_interrupt_trigger_mode {
HV_INTERRUPT_TRIGGER_MODE_EDGE = 0,
HV_INTERRUPT_TRIGGER_MODE_LEVEL = 1,
};
/* HV_DEVICE_INTERRUPT_DESCRIPTOR */
struct hv_device_interrupt_descriptor {
u32 interrupt_type;
u32 trigger_mode;
u32 vector_count;
u32 reserved;
struct hv_device_interrupt_target target;
} __packed;
/* HV_INPUT_MAP_DEVICE_INTERRUPT */
struct hv_input_map_device_interrupt {
u64 partition_id;
u64 device_id;
u32 flags;
u32 base_irt_idx;
struct hv_interrupt_entry logical_interrupt_entry;
struct hv_device_interrupt_descriptor interrupt_descriptor;
} __packed;
/* HV_OUTPUT_MAP_DEVICE_INTERRUPT */
struct hv_output_map_device_interrupt {
struct hv_interrupt_entry interrupt_entry;
u64 ext_status_deprecated[5];
} __packed;
/* HV_INPUT_UNMAP_DEVICE_INTERRUPT */
struct hv_input_unmap_device_interrupt {
u64 partition_id;
u64 device_id;
struct hv_interrupt_entry interrupt_entry;
u32 flags;
} __packed;
#define HV_SOURCE_SHADOW_NONE 0x0
#define HV_SOURCE_SHADOW_BRIDGE_BUS_RANGE 0x1
struct hv_send_ipi_ex { /* HV_INPUT_SEND_SYNTHETIC_CLUSTER_IPI_EX */
u32 vector;
u32 reserved;
struct hv_vpset vp_set;
} __packed;
typedef u16 hv_pci_rid; /* HV_PCI_RID */
typedef u16 hv_pci_segment; /* HV_PCI_SEGMENT */
typedef u64 hv_logical_device_id;
union hv_pci_bdf { /* HV_PCI_BDF */
u16 as_uint16;
struct {
u8 function : 3;
u8 device : 5;
u8 bus;
};
} __packed;
union hv_pci_bus_range {
u16 as_uint16;
struct {
u8 subordinate_bus;
u8 secondary_bus;
};
} __packed;
enum hv_device_type { /* HV_DEVICE_TYPE */
HV_DEVICE_TYPE_LOGICAL = 0,
HV_DEVICE_TYPE_PCI = 1,
HV_DEVICE_TYPE_IOAPIC = 2,
HV_DEVICE_TYPE_ACPI = 3,
};
union hv_device_id { /* HV_DEVICE_ID */
u64 as_uint64;
struct {
u64 reserved0 : 62;
u64 device_type : 2;
};
/* HV_DEVICE_TYPE_LOGICAL */
struct {
u64 id : 62;
u64 device_type : 2;
} logical;
/* HV_DEVICE_TYPE_PCI */
struct {
union {
hv_pci_rid rid;
union hv_pci_bdf bdf;
};
hv_pci_segment segment;
union hv_pci_bus_range shadow_bus_range;
u16 phantom_function_bits : 2;
u16 source_shadow : 1;
u16 rsvdz0 : 11;
u16 device_type : 2;
} pci;
/* HV_DEVICE_TYPE_IOAPIC */
struct {
u8 ioapic_id;
u8 rsvdz0;
u16 rsvdz1;
u16 rsvdz2;
u16 rsvdz3 : 14;
u16 device_type : 2;
} ioapic;
/* HV_DEVICE_TYPE_ACPI */
struct {
u32 input_mapping_base;
u32 input_mapping_count : 30;
u32 device_type : 2;
} acpi;
} __packed;
#endif /* _HV_HVHDK_MINI_H */