50 lines
1.0 KiB
YAML
50 lines
1.0 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/watchdog/renesas,rzn1-wdt.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Renesas RZ/N1 Watchdog Timer (WDT) Controller
|
|
|
|
maintainers:
|
|
- Wolfram Sang <wsa+renesas@sang-engineering.com>
|
|
|
|
properties:
|
|
compatible:
|
|
items:
|
|
- const: renesas,r9a06g032-wdt # RZ/N1D
|
|
- const: renesas,rzn1-wdt # RZ/N1
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
timeout-sec: true
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- clocks
|
|
|
|
allOf:
|
|
- $ref: watchdog.yaml#
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/r9a06g032-sysctrl.h>
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
|
|
watchdog@40008000 {
|
|
compatible = "renesas,r9a06g032-wdt", "renesas,rzn1-wdt";
|
|
reg = <0x40008000 0x1000>;
|
|
interrupts = <GIC_SPI 73 IRQ_TYPE_EDGE_RISING>;
|
|
clocks = <&sysctrl R9A06G032_CLK_WATCHDOG>;
|
|
};
|