60 lines
1.5 KiB
YAML
60 lines
1.5 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/qcom,milos-camcc.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm Camera Clock & Reset Controller on Milos
|
|
|
|
maintainers:
|
|
- Luca Weiss <luca.weiss@fairphone.com>
|
|
|
|
description: |
|
|
Qualcomm camera clock control module provides the clocks, resets and power
|
|
domains on Milos.
|
|
|
|
See also: include/dt-bindings/clock/qcom,milos-camcc.h
|
|
|
|
properties:
|
|
compatible:
|
|
const: qcom,milos-camcc
|
|
|
|
clocks:
|
|
items:
|
|
- description: Board XO source
|
|
- description: Sleep clock source
|
|
- description: Camera AHB clock from GCC
|
|
|
|
interconnects:
|
|
items:
|
|
- description: Interconnect path to enable the MultiMedia NoC
|
|
|
|
required:
|
|
- compatible
|
|
- clocks
|
|
|
|
allOf:
|
|
- $ref: qcom,gcc.yaml#
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/qcom,milos-gcc.h>
|
|
#include <dt-bindings/interconnect/qcom,icc.h>
|
|
#include <dt-bindings/interconnect/qcom,milos-rpmh.h>
|
|
clock-controller@adb0000 {
|
|
compatible = "qcom,milos-camcc";
|
|
reg = <0x0adb0000 0x40000>;
|
|
clocks = <&bi_tcxo_div2>,
|
|
<&sleep_clk>,
|
|
<&gcc GCC_CAMERA_AHB_CLK>;
|
|
interconnects = <&mmss_noc MASTER_CAMNOC_HF QCOM_ICC_TAG_ALWAYS
|
|
&mmss_noc SLAVE_MNOC_HF_MEM_NOC QCOM_ICC_TAG_ALWAYS>;
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
#power-domain-cells = <1>;
|
|
};
|
|
|
|
...
|