680 lines
32 KiB
JSON
680 lines
32 KiB
JSON
[
|
|
{
|
|
"BriefDescription": "Counts the total number of L2 Cache accesses. Counts on a per core basis.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0x24",
|
|
"EventName": "L2_REQUEST.ALL",
|
|
"PublicDescription": "Counts the total number of L2 Cache Accesses, includes hits, misses, rejects front door requests for CRd/DRd/RFO/ItoM/L2 Prefetches only. Counts on a per core basis.",
|
|
"SampleAfterValue": "200003"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of L2 Cache accesses that resulted in a hit. Counts on a per core basis.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0x24",
|
|
"EventName": "L2_REQUEST.HIT",
|
|
"PublicDescription": "Counts the number of L2 Cache accesses that resulted in a hit from a front door request only (does not include rejects or recycles), Counts on a per core basis.",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x2"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of L2 Cache accesses that resulted in a miss. Counts on a per core basis.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0x24",
|
|
"EventName": "L2_REQUEST.MISS",
|
|
"PublicDescription": "Counts the number of L2 Cache accesses that resulted in a miss from a front door request only (does not include rejects or recycles). Counts on a per core basis.",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of cacheable memory requests that miss in the LLC. Counts on a per core basis.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0x2e",
|
|
"EventName": "LONGEST_LAT_CACHE.MISS",
|
|
"PublicDescription": "Counts the number of cacheable memory requests that miss in the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the core has access to an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x41"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of cacheable memory requests that access the LLC. Counts on a per core basis.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0x2e",
|
|
"EventName": "LONGEST_LAT_CACHE.REFERENCE",
|
|
"PublicDescription": "Counts the number of cacheable memory requests that access the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the core has access to an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x4f"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0x34",
|
|
"EventName": "MEM_BOUND_STALLS.IFETCH",
|
|
"PublicDescription": "Counts the number of cycles the core is stalled due to an instruction cache or translation lookaside buffer (TLB) miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x38"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in DRAM or MMIO (Non-DRAM).",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0x34",
|
|
"EventName": "MEM_BOUND_STALLS.IFETCH_DRAM_HIT",
|
|
"PublicDescription": "Counts the number of cycles the core is stalled due to an instruction cache or translation lookaside buffer (TLB) miss which hit in DRAM or MMIO (non-DRAM).",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x20"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the L2 cache.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0x34",
|
|
"EventName": "MEM_BOUND_STALLS.IFETCH_L2_HIT",
|
|
"PublicDescription": "Counts the number of cycles the core is stalled due to an instruction cache or Translation Lookaside Buffer (TLB) miss which hit in the L2 cache.",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x8"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the LLC or other core with HITE/F/M.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0x34",
|
|
"EventName": "MEM_BOUND_STALLS.IFETCH_LLC_HIT",
|
|
"PublicDescription": "Counts the number of cycles the core is stalled due to an instruction cache or Translation Lookaside Buffer (TLB) miss which hit in the Last Level Cache (LLC) or other core with HITE/F/M.",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x10"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of cycles the core is stalled due to a demand load miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0x34",
|
|
"EventName": "MEM_BOUND_STALLS.LOAD",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x7"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of cycles the core is stalled due to a demand load miss which hit in DRAM or MMIO (Non-DRAM).",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0x34",
|
|
"EventName": "MEM_BOUND_STALLS.LOAD_DRAM_HIT",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x4"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the L2 cache.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0x34",
|
|
"EventName": "MEM_BOUND_STALLS.LOAD_L2_HIT",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the LLC or other core with HITE/F/M.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0x34",
|
|
"EventName": "MEM_BOUND_STALLS.LOAD_LLC_HIT",
|
|
"PublicDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the Last Level Cache (LLC) or other core with HITE/F/M.",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x2"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of load uops retired that hit in DRAM.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd1",
|
|
"EventName": "MEM_LOAD_UOPS_RETIRED.DRAM_HIT",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x80"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of load uops retired that hit in the L3 cache, in which a snoop was required and modified data was forwarded from another core or module.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd1",
|
|
"EventName": "MEM_LOAD_UOPS_RETIRED.HITM",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x20"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of load uops retired that hit in the L1 data cache.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd1",
|
|
"EventName": "MEM_LOAD_UOPS_RETIRED.L1_HIT",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of load uops retired that miss in the L1 data cache.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd1",
|
|
"EventName": "MEM_LOAD_UOPS_RETIRED.L1_MISS",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x8"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of load uops retired that hit in the L2 cache.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd1",
|
|
"EventName": "MEM_LOAD_UOPS_RETIRED.L2_HIT",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x2"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of load uops retired that miss in the L2 cache.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd1",
|
|
"EventName": "MEM_LOAD_UOPS_RETIRED.L2_MISS",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x10"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of load uops retired that hit in the L3 cache.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd1",
|
|
"EventName": "MEM_LOAD_UOPS_RETIRED.L3_HIT",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x4"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of load uops retired that hit in the L3 cache, in which a snoop was required, and non-modified data was forwarded.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd2",
|
|
"EventName": "MEM_LOAD_UOPS_RETIRED_MISC.HIT_E_F",
|
|
"SampleAfterValue": "1000003",
|
|
"UMask": "0x40"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of load uops retired that miss in the L3 cache.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd2",
|
|
"EventName": "MEM_LOAD_UOPS_RETIRED_MISC.L3_MISS",
|
|
"SampleAfterValue": "1000003",
|
|
"UMask": "0x20"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of cycles that uops are blocked for any of the following reasons: load buffer, store buffer or RSV full.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0x04",
|
|
"EventName": "MEM_SCHEDULER_BLOCK.ALL",
|
|
"SampleAfterValue": "20003",
|
|
"UMask": "0x7"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of cycles that uops are blocked due to a load buffer full condition.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0x04",
|
|
"EventName": "MEM_SCHEDULER_BLOCK.LD_BUF",
|
|
"SampleAfterValue": "20003",
|
|
"UMask": "0x2"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of cycles that uops are blocked due to an RSV full condition.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0x04",
|
|
"EventName": "MEM_SCHEDULER_BLOCK.RSV",
|
|
"SampleAfterValue": "20003",
|
|
"UMask": "0x4"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of cycles that uops are blocked due to a store buffer full condition.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0x04",
|
|
"EventName": "MEM_SCHEDULER_BLOCK.ST_BUF",
|
|
"SampleAfterValue": "20003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of memory uops retired.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd0",
|
|
"EventName": "MEM_UOPS_RETIRED.ALL",
|
|
"PublicDescription": "Counts the number of memory uops retired. A single uop that performs both a load AND a store will be counted as 1, not 2 (e.g. ADD [mem], CONST)",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x83"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of load uops retired.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd0",
|
|
"EventName": "MEM_UOPS_RETIRED.ALL_LOADS",
|
|
"PublicDescription": "Counts the total number of load uops retired.",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x81"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of store uops retired.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd0",
|
|
"EventName": "MEM_UOPS_RETIRED.ALL_STORES",
|
|
"PublicDescription": "Counts the total number of store uops retired.",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x82"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold of 1024. Only counts with PEBS enabled.",
|
|
"Counter": "0,1",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd0",
|
|
"EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_1024",
|
|
"MSRIndex": "0x3F6",
|
|
"MSRValue": "0x400",
|
|
"SampleAfterValue": "1000003",
|
|
"UMask": "0x5"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold of 128. Only counts with PEBS enabled.",
|
|
"Counter": "0,1",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd0",
|
|
"EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_128",
|
|
"MSRIndex": "0x3F6",
|
|
"MSRValue": "0x80",
|
|
"SampleAfterValue": "1000003",
|
|
"UMask": "0x5"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold of 16. Only counts with PEBS enabled.",
|
|
"Counter": "0,1",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd0",
|
|
"EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_16",
|
|
"MSRIndex": "0x3F6",
|
|
"MSRValue": "0x10",
|
|
"SampleAfterValue": "1000003",
|
|
"UMask": "0x5"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold of 2048. Only counts with PEBS enabled.",
|
|
"Counter": "0,1",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd0",
|
|
"EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_2048",
|
|
"MSRIndex": "0x3F6",
|
|
"MSRValue": "0x800",
|
|
"SampleAfterValue": "1000003",
|
|
"UMask": "0x5"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold of 256. Only counts with PEBS enabled.",
|
|
"Counter": "0,1",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd0",
|
|
"EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_256",
|
|
"MSRIndex": "0x3F6",
|
|
"MSRValue": "0x100",
|
|
"SampleAfterValue": "1000003",
|
|
"UMask": "0x5"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold of 32. Only counts with PEBS enabled.",
|
|
"Counter": "0,1",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd0",
|
|
"EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_32",
|
|
"MSRIndex": "0x3F6",
|
|
"MSRValue": "0x20",
|
|
"SampleAfterValue": "1000003",
|
|
"UMask": "0x5"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold of 4. Only counts with PEBS enabled.",
|
|
"Counter": "0,1",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd0",
|
|
"EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_4",
|
|
"MSRIndex": "0x3F6",
|
|
"MSRValue": "0x4",
|
|
"SampleAfterValue": "1000003",
|
|
"UMask": "0x5"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold of 512. Only counts with PEBS enabled.",
|
|
"Counter": "0,1",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd0",
|
|
"EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_512",
|
|
"MSRIndex": "0x3F6",
|
|
"MSRValue": "0x200",
|
|
"SampleAfterValue": "1000003",
|
|
"UMask": "0x5"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold of 64. Only counts with PEBS enabled.",
|
|
"Counter": "0,1",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd0",
|
|
"EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_64",
|
|
"MSRIndex": "0x3F6",
|
|
"MSRValue": "0x40",
|
|
"SampleAfterValue": "1000003",
|
|
"UMask": "0x5"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold of 8. Only counts with PEBS enabled.",
|
|
"Counter": "0,1",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd0",
|
|
"EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_8",
|
|
"MSRIndex": "0x3F6",
|
|
"MSRValue": "0x8",
|
|
"SampleAfterValue": "1000003",
|
|
"UMask": "0x5"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of load uops retired that performed one or more locks.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd0",
|
|
"EventName": "MEM_UOPS_RETIRED.LOCK_LOADS",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x21"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of memory uops retired that were splits.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd0",
|
|
"EventName": "MEM_UOPS_RETIRED.SPLIT",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x43"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of retired split load uops.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd0",
|
|
"EventName": "MEM_UOPS_RETIRED.SPLIT_LOADS",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x41"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of retired split store uops.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd0",
|
|
"EventName": "MEM_UOPS_RETIRED.SPLIT_STORES",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x42"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the total number of load and store uops retired that missed in the second level TLB.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd0",
|
|
"EventName": "MEM_UOPS_RETIRED.STLB_MISS",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x13"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of load ops retired that miss in the second Level TLB.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd0",
|
|
"EventName": "MEM_UOPS_RETIRED.STLB_MISS_LOADS",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x11"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of store ops retired that miss in the second level TLB.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd0",
|
|
"EventName": "MEM_UOPS_RETIRED.STLB_MISS_STORES",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x12"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of stores uops retired.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"Data_LA": "1",
|
|
"EventCode": "0xd0",
|
|
"EventName": "MEM_UOPS_RETIRED.STORE_LATENCY",
|
|
"SampleAfterValue": "1000003",
|
|
"UMask": "0x6"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that have any type of response.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0xB7",
|
|
"EventName": "OCR.COREWB_M.ANY_RESPONSE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"MSRValue": "0x10008",
|
|
"PublicDescription": "Counts modified writebacks from L1 cache and L2 cache that have any type of response. Available PDIST counters: 0",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0xB7",
|
|
"EventName": "OCR.DEMAND_CODE_RD.ANY_RESPONSE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"MSRValue": "0x10004",
|
|
"PublicDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response. Available PDIST counters: 0",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0xB7",
|
|
"EventName": "OCR.DEMAND_CODE_RD.L3_HIT",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"MSRValue": "0x1F803C0004",
|
|
"PublicDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache. Available PDIST counters: 0",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0xB7",
|
|
"EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_HITM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"MSRValue": "0x10003C0004",
|
|
"PublicDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded. Available PDIST counters: 0",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0xB7",
|
|
"EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"MSRValue": "0x4003C0004",
|
|
"PublicDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded. Available PDIST counters: 0",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0xB7",
|
|
"EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"MSRValue": "0x8003C0004",
|
|
"PublicDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded. Available PDIST counters: 0",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts demand data reads that have any type of response.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0xB7",
|
|
"EventName": "OCR.DEMAND_DATA_RD.ANY_RESPONSE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"MSRValue": "0x10001",
|
|
"PublicDescription": "Counts demand data reads that have any type of response. Available PDIST counters: 0",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts demand data reads that were supplied by the L3 cache.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0xB7",
|
|
"EventName": "OCR.DEMAND_DATA_RD.L3_HIT",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"MSRValue": "0x1F803C0001",
|
|
"PublicDescription": "Counts demand data reads that were supplied by the L3 cache. Available PDIST counters: 0",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0xB7",
|
|
"EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"MSRValue": "0x10003C0001",
|
|
"PublicDescription": "Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded. Available PDIST counters: 0",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0xB7",
|
|
"EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"MSRValue": "0x4003C0001",
|
|
"PublicDescription": "Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded. Available PDIST counters: 0",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0xB7",
|
|
"EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"MSRValue": "0x8003C0001",
|
|
"PublicDescription": "Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded. Available PDIST counters: 0",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0xB7",
|
|
"EventName": "OCR.DEMAND_RFO.ANY_RESPONSE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"MSRValue": "0x10002",
|
|
"PublicDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that have any type of response. Available PDIST counters: 0",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0xB7",
|
|
"EventName": "OCR.DEMAND_RFO.L3_HIT",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"MSRValue": "0x1F803C0002",
|
|
"PublicDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache. Available PDIST counters: 0",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0xB7",
|
|
"EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"MSRValue": "0x10003C0002",
|
|
"PublicDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded. Available PDIST counters: 0",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0xB7",
|
|
"EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"MSRValue": "0x4003C0002",
|
|
"PublicDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded. Available PDIST counters: 0",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0xB7",
|
|
"EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HIT_WITH_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"MSRValue": "0x8003C0002",
|
|
"PublicDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded. Available PDIST counters: 0",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts L1 data cache software prefetches which include T0/T1/T2 and NTA (except PREFETCHW) that have any type of response.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0xB7",
|
|
"EventName": "OCR.SWPF_RD.ANY_RESPONSE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"MSRValue": "0x14000",
|
|
"PublicDescription": "Counts L1 data cache software prefetches which include T0/T1/T2 and NTA (except PREFETCHW) that have any type of response. Available PDIST counters: 0",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts L1 data cache software prefetches which include T0/T1/T2 and NTA (except PREFETCHW) that were supplied by the L3 cache.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0xB7",
|
|
"EventName": "OCR.SWPF_RD.L3_HIT",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"MSRValue": "0x1F803C4000",
|
|
"PublicDescription": "Counts L1 data cache software prefetches which include T0/T1/T2 and NTA (except PREFETCHW) that were supplied by the L3 cache. Available PDIST counters: 0",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts L1 data cache software prefetches which include T0/T1/T2 and NTA (except PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0xB7",
|
|
"EventName": "OCR.SWPF_RD.L3_HIT.SNOOP_HITM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"MSRValue": "0x10003C4000",
|
|
"PublicDescription": "Counts L1 data cache software prefetches which include T0/T1/T2 and NTA (except PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded. Available PDIST counters: 0",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts L1 data cache software prefetches which include T0/T1/T2 and NTA (except PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0xB7",
|
|
"EventName": "OCR.SWPF_RD.L3_HIT.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"MSRValue": "0x4003C4000",
|
|
"PublicDescription": "Counts L1 data cache software prefetches which include T0/T1/T2 and NTA (except PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded. Available PDIST counters: 0",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts L1 data cache software prefetches which include T0/T1/T2 and NTA (except PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0xB7",
|
|
"EventName": "OCR.SWPF_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"MSRValue": "0x8003C4000",
|
|
"PublicDescription": "Counts L1 data cache software prefetches which include T0/T1/T2 and NTA (except PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded. Available PDIST counters: 0",
|
|
"SampleAfterValue": "100003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to instruction cache misses.",
|
|
"Counter": "0,1,2,3,4,5",
|
|
"EventCode": "0x71",
|
|
"EventName": "TOPDOWN_FE_BOUND.ICACHE",
|
|
"SampleAfterValue": "1000003",
|
|
"UMask": "0x20"
|
|
}
|
|
]
|